

MODEL NAME :DAZ10

PCB NO :LA-F211P

Vinafix.com

Dell/Compal Confidential


Schematic Document

La Ferrari (KABY LAKE-G)

2018-02-26 Rev: 1.0 (A00)

@ : Nopop Component
@SPAD@ : Nopop Component 0 Ohm Short-PAD
CMC@ : Nopop Component
CONN@ : Connector Component
R1@ / R3@ : R1/R3 CPN for CPU, PCH, PCB
TPM@ : TPM function
EMC@ : Pop of EMI parts
BreakDown@ : for measure power consumption
SDP@ : for DDR4 8G
DDP@ : for DDR4 16G
DIS@ : for I5,I7 CPU
RF@ : RF Solution Component

| | | | | | |
|--|------------|--------------------|------------|---------------------------------|--|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small> | | | | Cover Page | |
| | | | | Size Document Number | |
| | | | | Date: Monday, February 26, 2018 | |
| | | | | Rev 1.0(A00) | |
| | | | | Sheet 1 of 71 | |



| Board ID | Resistor |
|----------|----------|
| X00 | 240K |
| X01 | 130K |
| X02 | 62K |
| A00 | 4.3K |
| | |
| | |

| USB3 | DESTINATION |
|------|-------------|
| 1 | DP MUX-1 |
| 2 | DP MUX-2 |
| 3 | None |
| 4 | Debug |
| 5 | None |
| 6 | None |

| USB 2.0 | DESTINATION |
|---------|-----------------|
| 1 | CAMERA |
| 2 | TYPEC Port4(DB) |
| 3 | TYPEC Port1(MB) |
| 4 | TYPEC Port2(MB) |
| 5 | None |
| 6 | BT |
| 7 | None |
| 8 | Debug |
| 9 | None |
| 10 | Finger Print |
| 11 | TYPEC Port3(DB) |
| 12 | None |

| DDI | DESTINATION |
|-----|--------------|
| 1 | DP HUB |
| 2 | Alpine Ridge |
| 3 | Alpine Ridge |

| PCI EXPRESS | DESTINATION | USB3 | DESTINATION |
|-------------|-------------|------|-------------|
| Lane 1 | WLAN | 7 | None |
| Lane 2 | None | 8 | None |
| Lane 3 | None | 9 | None |
| Lane 4 | None | 10 | None |

| | | | |
|---------|--------------|------|-------------|
| Lane 5 | CARD READER | | |
| Lane 6 | None | | |
| Lane 7 | None | | |
| Lane 8 | None | SATA | DESTINATION |
| Lane 9 | Alpine Ridge | 0A | N/A |
| Lane 10 | Alpine Ridge | 1A | N/A |
| Lane 11 | Alpine Ridge | N/A | N/A |
| Lane 12 | Alpine Ridge | N/A | N/A |
| Lane 13 | SSD | 0B | SSD |
| Lane 14 | SSD | 1B | None |
| Lane 15 | SSD | 2 | None |
| Lane 16 | SSD | 3 | None |

| CLKOUT_PCIE | DESTINATION | CLKOUT_PCIE | DESTINATION |
|-------------|-------------|-------------|-------------|
| 0 | NGFF-2 SSD | 10 | None |
| 1 | None | 11 | None |
| 2 | None | 12 | None |
| 3 | WLAN | 13 | None |
| 4 | None | 14 | None |
| 5 | None | 15 | None |
| 6 | Thunderbolt | | |
| 7 | DGPU | | |
| 8 | CARD READER | | |
| 9 | None | | |

Voltage Rails


| Power Plane | Description | S0 | S0ix | S3 | S4/S5 | DS3 |
|------------------|---|--------|--------|--------|--------|-----|
| +RTCVCC | RTC power | ON | ON | ON | ON | ON |
| +CHG_VIN_20V | Adapter power supply | N/A | N/A | N/A | N/A | N/A |
| +3V_LDOP | +CHG_VIN_20V to +3V_LDOP power rail for suspend power | ON | ON | ON | ON | ON |
| +VBATT | BATT power supply | N/A | N/A | N/A | N/A | N/A |
| B+ | AC or BATT power rail for power circuit | N/A | N/A | N/A | N/A | N/A |
| +3VALW/+3VD | System +3VALW always on power rail | ON | ON | ON | ON* | ON |
| +5VALW/+5VD | System +5VALW power rail | ON | ON | ON | ON* | ON |
| +1VALW | System +1.0V power rail | ON | ON | ON | ON* | OFF |
| +1V_MPHY_MPHYPLL | +1.0V power for PCH MODPHY rails | ON/OFF | ON/OFF | ON/OFF | ON/OFF | OFF |
| +1.8VALW | System +1.8V power rail | ON | ON | ON | ON* | OFF |
| +3V_PCH_DSW | +3VALW power for PCH DSW rails | ON | ON | ON | ON* | ON |
| +3V_PCH | +3VALW power for PCH suspend rails | ON | ON | ON | ON* | OFF |
| +1.2V_DDR | DDR4 +1.2V power rail | ON | ON | ON | OFF | ON |
| +2.5V_MEM | DDR4 +2.5V power rail | ON | ON | ON | OFF | ON |
| +0.6VS | DDR +0.6VS power rail for DDR terminator | ON | OFF | OFF | OFF | OFF |
| +3VS | System +3VS power rail | ON | ON | ON | OFF | OFF |
| +5VS | System +5VS power rail | ON | ON | OFF | OFF | OFF |
| +VCCIO | +0.95VS IO power rail | ON | OFF | OFF | OFF | OFF |
| +VCCSA | System Agent power rail | ON | OFF | OFF | OFF | OFF |
| +VCC_CORE | Core voltage for CPU | ON | OFF | OFF | OFF | OFF |
| +VCCGT | Sliced graphics power rail | ON | OFF | OFF | OFF | OFF |
| +VDD_33 | I/O power for 3.3V pins, such as GPIOs and AUX | ON | OFF | OFF | OFF | OFF |
| +VDD_18 | 1.8V supply for TMDP, PLL, PCIE, HBM2PHY, XTAL, ON etc. | ON | OFF | OFF | OFF | OFF |
| +VDD08 | Digital power supply for PLL, PCIE and Display PHYs | ON | OFF | OFF | OFF | OFF |
| +VPP_25 | Charge pump voltage for HBM2 | ON | OFF | OFF | OFF | OFF |
| +VDDCI | Supply voltage for I/O logic | ON | OFF | OFF | OFF | OFF |
| +VGA_CORE | dGPU supply voltage for Graphics Core | ON | OFF | OFF | OFF | OFF |
| +VDD12 | dGPU supply voltage for HBM2 interface | ON | OFF | OFF | OFF | OFF |

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF

Symbol Note :

⏏ : means Digital Ground ≡ : means Analog Ground

| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
|---|--------------------|-----------------|--------------------------|---|
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Notes List |
| | | | | Size Document Number Rev |
| | | | | LA-F21IP 1 (4/00) |
| | | | | Date: Thursday, January 11, 2018 Sheet 3 of 71 |



Dell Dock address 0xEC 400KHz

| | Address |
|--------------|---------|
| MCP23017 | 0x42 |
| AMP | 0x20 |
| Battery | 0x16 |
| TI PD | 0x70 |
| Trinity Dock | 0xEC |
| Charger | 0x40 |
| Cypress PD | 0x08 |

Battery address selection 0x16_TBD

Charger address selection 0x12_TBD



| Security Classification | | Compal Secret Data | | Title | |
|---|------------|--------------------|------------|-------|----------------------------|
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Size | Document Number |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Rev | LA-F211P |
| | | | | Date: | Thursday, January 11, 2018 |
| | | | | Sheet | 4 of 71 |

[RTC in] G3-->S5


[Battery only, AC absent]

Reference [AIPY6-PWR Sequence_SKL-H 4-2_DDR4]

[AC in] Type-C



| | | | | | |
|-------------------------|-------------------|-----------|-----------|-----------|-----------|
| Security Classification | Confidential | Copyright | Copyright | Copyright | Copyright |
| Version | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 |
| Revision | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 |
| Author | Power Up Sequence | | | | |
| Reviewer | | | | | |
| Approved | | | | | |
| Disapproved | | | | | |
| Comments | | | | | |



- G3 to AC S5


● S5 to S0

Presentation Title | Prosperity | Version


1

| | | | | | |
|--|--------------------|-----------------|------------|------------------|-----------------------------|
| Security Classification | Compal Secret Data | | | Title | |
| Issued Date | 2017/04/07 | Deciphered Date | 2016/12/31 | Docuement Number | <i>P07-Power Sequence-2</i> |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MUST NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. | | | | Size Quater | REV 0.000 |
| THIS SHEET OF INFORMATION IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Date: | Wednesday, April 19, 2017 |
| | | | | Sheet | 7 of 70 |

1.8V_DGPU/3.3V_DGPU Load Switch




dGPU_VPP 2.5V Load Switch



| | CTF = 1 | PX_EN = 1 (BACO) | GPU_PWR_EN = 0 (HG) | GPU_PWR_EN = 1, PX_EN = 0, CTF = 0 (GPU ON) |
|-------|---------|------------------|---------------------|---|
| VDDC | OFF | OFF | OFF | ON |
| VDDCI | OFF | OFF | OFF | ON |
| VDD12 | OFF | OFF | OFF | ON |
| VPP | OFF | OFF | OFF | ON |
| 0.8V | OFF | ON | OFF | ON |
| 1.8V | ON | ON | OFF | ON |

Figure 42-17.KBL G dGFX Module Timing Diagram for Power ON Sequence



Reference 571726_KBL_G_MOW_WW12_2017.pdf


GPU


- KBL G GPU Module Timing Diagram Update:

The following requirements should be met with regards to power-supply sequencing to avoid damaging the GPU:

- All GPU supplies except for VDD_33, must fully reach to their nominal values within 20ms from start of ramp up sequence. The maximum slew rate on all rails is 50 mV/μs.
- It is recommended VDD_33 ramps up first.
- VDD_18 must reach its steady state at least 10us before other rails VDD_0P8, VDD_0P9, VDD12, VDDC, VDDCI, VPP start to ramp up.

POWER UP / POWER DOWN SEQUENCE






An input which allows the system to request a fast power reduction by setting GPIO_5_REG_HOT_AC_BATT to low (0V). The resulting state transition may disturb the display momentarily.

This pin can be used for:
1-Battery protection on notebooks when AC power supply is suddenly removed. In this usage, the GPU will first be forced to the lowest DPM level of AC state then moved to battery state or
2-Other critical graphics/platform event that requires immediate power reduction on GPU.

For example, voltage regulator overheating and over power/current on the platform. In this usage, the GPU will be forced to the lowest DPM level of AC state until the event disappears after which normal DPM switching will be re-enabled.

If both protection methods are required on the same platform, use GPIO_5 for battery protection and GPIO_6 for the other protection event.



Used as alternate input for VR_HOT if GPIO[5] is used for AC/DC switch protection. Implement footprint for pull up 10KQ resistor to VDD_33





Table 4: Function table [1]


| Input | Output |
|-------|--------|
| A | Y |
| L | L |
| L | H |
| H | L |
| H | H |

[1] H = HIGH voltage level;
L = LOW voltage level.


GPIO5 Behavior with AC State Change





PROCHOT# and GPIO6 Behavior with AC State Change



Hardware Power Source Protection Diagram





[illegible]


Notes:

1. Avoid any parallel routing between two adjacent layers. When parallel routing can not be avoided in the CPU Break Out, it is recommended to offset the signals from two adjacent layers so no direct overlap occurs. If needed, the total parallel routing length in the CPU Break Out, which includes both overlapped and offset parallel routing, must be 300 mils or less.
2. Signals while routed on inner PCB layers must be ground referenced with solid ground floods on both sides.
3. Use individual termination resistors (RT) for each signal. Don't use Racks
4. Use a single end or single end configuration for the signals connected to each CMB Group Signal and only 1 DRAH Device connected to each DRD/Group Signal. For these designs DRAH Devices [15-8] and their corresponding BI1 routing segments need to be removed for each CMB Group Signal and the second DRAH Device and corresponding BI1 routing segment needs to be removed for each Strobe/Data Group Signal.
5. The Strobe and Data Group Signals within the same byte must always route together on the same layers for their entire route
6. DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel
7. Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed
8. Capacitor C1 is a defensive design and is not to be STUFFED
9. DQ and DQS signals must route at the same layer and have same width
10. Route 2 adjacent bytes to same DRAH Device - like DRAM0(BYTE0,1) DRAM1 (BYTE 2,3,...), for better VREF training per DRAM device.
11. Impedance numbers are for reference only, it is calculating according to the stackup layers thickness, the material conductivity, traces spacing and width. The recommendation is to follow stackup and traces geometries.
12. RCOMP0 value for DDP is 200 \pm 1% ohm, and for DDP is 121 \pm 1% ohm



| | | | |
|--------|----------------------------|-----------------------|--|
| 1100 | | CPU(3/8) DDRIV | |
| Size | Document Number | | |
| Custom | LA-F211P | | |
| Date: | Thursday, January 11, 2018 | | |

CFG Straps for Processor


| Stall reset sequence after PCU PLL lock until de-asserted | |
|---|--|
| CFG0 | <p>★ 1 = (Default) Normal Operation; No stall.</p> <p>0 = Stall.</p> |




| Display Port Presence Strap | |
|-----------------------------|---|
| CFG4 | <p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p> |







| PCIe Port Bifurcation Straps | |
|------------------------------|--|
| CFG[6] | 0 : 2x4 PCI Express* ★ 1 : 1x8 PCI Express* |




| PEG DEFER TRAINING | |
|--------------------|---|
| CFG7 | <p>★ 1: (Default) PEG Train immediately following xxRES de assertion</p> <p>0: PEG Wait for BIOS for training</p> |




Follow 570766_KBL_G_EDS_Vol 1_Rev0 7.pdf




CAD NOTE:
PLACE ALL RESISTORS ON THIS PAGE NEAR CPU




To power regulator
RVP PU to +V3.3_DGFX
Currently double PU to +3VS, need confirm!




**SMBUS CONNECTION TO EC FOR THERMAL MONITORING OF GPU
PRESENT ON I2C_GPU_SCL/DAT**








| | | | |
|---|--------------------|------------|------------------------|
| Security Classification | Compul Secret Data | | Title |
| 2017/04/07 | Deciphered Data | 2018/12/31 | CPU(4/8) RSVD.CFG.DGPU |
| THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY DISCLOSURE OF THIS INFORMATION TO ANY OTHER PERSON WITHOUT THE WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC. IS STRICTLY PROHIBITED. | | | Rev 1.0 |
| LA-F211P | | | 1 |





Thunderbolt


SSD-1



PCH Strap PIN

DisplayPort* Disabling and Termination Guidelines






| Port | Strap | How to Enable Port? | How to Disable Port? |
|--------|---------------|--|----------------------|
| Port B | DOPB_CTRLDATA | Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor | No Connect |
| Port C | DOPC_CTRLDATA | Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor | No Connect |
| Port D | DDPD_CTRLDATA | Pull up to 3.3 V with 2.2-k Ω \pm 5% resistor | No Connect |








SKY-H-PCH_BGA837 REV - 1.3 7 OF 12



refer to 564042_KBL_H PDG Rev2.0.pdf















| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|---------------------------|--|
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | Size | | Rev | |
| | | Document Number | | LA-F211P | |
| | | Date | | Monday, February 26, 2018 | |
| | | Sheet | | 17 of 71 | |



RB626
POP:No Support Deep sleep
DE-POP:Support Deep sleep
PCH_RSMRST# R RH6261 2 0 0201 5% PCH_DPWROK_R

DSW PWROK: Power OK indication for the VCCDSW_3p3 voltage rail. This input is tied together with RSMRST# on platforms that do not support Deep Sx.


Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SR flash to be updated using FFW.









DCI for USB TypeA : GPP_B23 PD for DVT1 Phase

DCI for USB TypeC : GPP_B23 PD
GPP_B_23_SML1_ALERTB_PCHHOTB is the strap signal which needs to be pulled high to 3.3V to enable 2+2 wire solution.





Camera
Type-C port4(DB)
Type-C port1,2(MB)
BT
Debug
Finger Print
Type-C port3(DB)











| | | SDF | | | DDP | | | SDF | | | DDP | | | SDF | | | DDP | | |
|----------|-------------|-----------|---|---|-----------|---|---|------------|---|---|----------|---|---|----------|---|---|-----------|---|---|
| GPIO_Fin | Pin Name | Micron 4G | | | Micron 8G | | | Micron 16G | | | Rynix 4G | | | Rynix 8G | | | Rynix 16G | | |
| GPP_F5 | MEM_CONFIG0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| GPP_F6 | MEM_CONFIG1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| GPP_F7 | MEM_CONFIG2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GPP_F8 | MEM_CONFIG3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| GPP_F9 | MEM_CONFIG4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |















| GPIO_Fin | Pin Name | Micron 4G | | | Micron 8G | | | Micron 16G | | | Rynix 4G | | | Rynix 8G | | | Rynix 16G | | |
|----------|-------------|-----------|---|---|-----------|---|---|------------|---|---|----------|---|---|----------|---|---|-----------|---|---|
| GPP_F5 | MEM_CONFIG0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| GPP_F6 | MEM_CONFIG1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| GPP_F7 | MEM_CONFIG2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GPP_F8 | MEM_CONFIG3 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| GPP_F9 | MEM_CONFIG4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

| GPIO_Fin | Pin Name | Micron 4G | | | Micron 8G | | | Micron 16G | | | Rynix 4G | | | Rynix 8G | | | Rynix 16G | | |
|----------|-------------|-----------|---|---|-----------|---|---|------------|---|---|----------|---|---|----------|---|---|-----------|---|---|
| GPP_F5 | MEM_CONFIG0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| GPP_F6 | MEM_CONFIG1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| GPP_F7 | MEM_CONFIG2 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| GPP_F8 | MEM_CONFIG3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| GPP_F9 | MEM_CONFIG4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

P19 need confirm PU/PD
config0 RH220/RH225
config1 RH227/RH222
config2 RH226/RH224
config3 RH223/RH218
config4 RH219/RH221




The signal has a weak internal Pull-down.
0 = Disable "No Reboot" mode. (Default)
1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



| Skylake PCH VCCMPHY_1p0 Icc Adder Per HSIO Lane | |
|---|---|
| Icc (mA) | Details |
| 700 | All HSIO disabled. Assumes DMI x4 Running 100%. |
| 132 | Each USB 3.0 Port |
| 154 | Each PCIe Gen3 Lane |
| 54 | First SATA Gen3 Port |
| 132 | Each Additional SATA Gen3 Port |
| 102 | Each PCIe Gen2 Lane |
| 44 | GbE Port |

DMI x 4
Gen3 x 8 (PEGx4+SSDX4)
USB3.0 x 2
Gen2 x 3 (CR+WLAN)
Sata x 1
Imax=2.5A




| | | | | | | |
|---|--------------------|-----------------|------------|--------------------------|-----------------|--------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title | PCH (8/8) VSS | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev |
| | | | | LA-F21IP | | 1.0/40 |
| Date: Thursday, January 11, 2018 | | | | Sheet | 22 | of 71 |

DDR4 Memory Down_CHA

Non-Interleave Memory

Vinafix.com

All VREF traces should have 10 mil trace width





| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title | DDR4 Memory Down_CHA |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | 1.0/000 |
| | | | | Document Number | LA-F211P |
| | | | | Date | Thursday, January 11, 2018 |
| | | | | Sheet | 23 of 71 |

DDR4 Memory Down_CHA

Non-Interleave Memory



Vinafix.com

11,23 DDR_A_MA[0..16]
11,23 DDR_A_DQS[0..7]
11,23 DDR_A_DQS[0..7]
11,23 DDR_A_D[0..63]



| Security Classification | | Compal Secret Data | | Title | |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Compal Electronics, Inc. | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | Custom | LA-F211P |
| | | | | Date: | Thursday, January 11, 2018 |
| | | | | Sheet | 24 of 71 |

Non-Interleave Memory



| | | | | | |
|---|------------|--------------------|------------|--|----------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. DDR4 VREF/DECAPS CHA | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Rev |
| | | | | Document Number | 1.0(400) |
| | | | | Custom | |
| | | | | Date: | Thursday, January 11, 2018 |
| | | | | Sheet | 25 of 71 |
| | | | | LA-F211P | |




DDR4 Memory Down_CHB


Non-Interleave Memory

Vinafix.com

11.27 DDR_B_MA[0..16]
11.27 DDR_B_DQS[0..7]
11.27 DDR_B_DQS# [0..7]
11.27 DDR_B_DQ[0..63]

All VREF traces should have 10 mil trace width






| | | | | | |
|---|------------|--------------------|------------|--|------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. DDR4 Memory Down CHB | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Rev |
| | | | | Document Number | 1.0 (1/00) |
| | | | | LA-F211P Date: Thursday, January 11, 2018 Sheet 27 of 71 | |

DDR4 Memory Down_CHB


Non-Interleave Memory

SOC side

Memory side




VREF traces should be at least 20 mils wide with 20 mils spacing to other signals/planes.




Closed to UD5


VDD DECAPS (1UF x3 / 10UF x1)
VDDQ DECAPS (1UF x2 / 10UF x1)



VPP DECAPS (1UF x2 / 10UF x1)




VTT DECAPS (1UF x2 / 10UF x1)




Closed to UD6


VDD DECAPS (1UF x3 / 10UF x1)
VDDQ DECAPS (1UF x2 / 10UF x1)



VPP DECAPS (1UF x2 / 10UF x1)




VTT DECAPS (1UF x2 / 10UF x1)




Closed to UD7


VDD DECAPS (1UF x3 / 10UF x1)
VDDQ DECAPS (1UF x2 / 10UF x1)



VPP DECAPS (1UF x2 / 10UF x1)




VTT DECAPS (1UF x2 / 10UF x1)




Closed to UD8


VDD DECAPS (1UF x3 / 10UF x1)
VDDQ DECAPS (1UF x2 / 10UF x1)



VPP DECAPS (1UF x2 / 10UF x1)






VTT DECAPS (1UF x2 / 10UF x1)



| | | | | | |
|---|--------------------|-----------------|------------|----------------------|----------------------------|
| Security Classification | Compal Secret Data | | | Title | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | DDR4 VREF/DECAPS CHB | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | Custom | LA-F211P |
| | | | | Date | Thursday, January 11, 2018 |
| | | | | Sheet | 28 of 71 |
| | | | | Rev | 1.0(400) |

IR Digital Camera+Sensor



K05-315

EDP_TXP0 1 2 0 0.0402 5% EDP_TXP0 R

EDP_TXN0 1 2 0 0.0402 5% EDP_TXN0 R

EDP_TXP1 1 2 0 0.0402 5% EDP_TXP1 R

EDP_TXN1 1 2 0 0.0402 5% EDP_TXN1 R

EDP_TXP2 1 2 0 0.0402 5% EDP_TXP2 R

EDP_TXN2 1 2 0 0.0402 5% EDP_TXN2 R

EDP_TXP3 1 2 0 0.0402 5% EDP_TXP3 R

EDP_TXN3 1 2 0 0.0402 5% EDP_TXN3 R

EDP_AUXN0 1 2 0 0.0402 5% EDP_AUXN0 R

EDP_AUXP0 1 2 0 0.0402 5% EDP_AUXP0 R

CV2331 2 0.1u 0.0402 10V7K EDP_TXP0 C

CV2341 2 0.1u 0.0402 10V7K EDP_TXN0 C

CV2371 2 0.1u 0.0402 10V7K EDP_TXP1 C

CV2381 2 0.1u 0.0402 10V7K EDP_TXN1 C

CV2391 2 0.1u 0.0402 10V7K EDP_TXP2 C

CV2401 2 0.1u 0.0402 10V7K EDP_TXN2 C

CV2411 2 0.1u 0.0402 10V7K EDP_TXP3 C

CV2421 2 0.1u 0.0402 10V7K EDP_TXN3 C

CV2431 2 0.1u 0.0402 10V7K EDP_AUXN0 C

CV2441 2 0.1u 0.0402 10V7K EDP_AUXP0 C

RV792 1 2 0 0.0402 5% EDP_TXP0 R

RV791 1 2 0 0.0402 5% EDP_TXP1 R

RV792 1 2 0 0.0402 5% EDP_TXN1 R

RV791 1 2 0 0.0402 5% EDP_TXP2 R


RV792 1 2 0 0.0402 5% EDP_TXN2 R

RV791 1 2 0 0.0402 5% EDP_TXP3 R


RV792 1 2 0 0.0402 5% EDP_TXN3 R

RV797 1 2 0 0.0402 5% EDP_AUXN0 R


RV800 1 2 0 0.0402 5% EDP_AUXP0 R




| | | | | | | | | | | | | |
|--|--------------------|--|-----------------|-------|------------|--|--------------------------|----------------------------|-----|-------|----|---------|
| Security Classification | Compal Secret Data | | | Title | | | Compal Electronics, Inc. | | | | | |
| Issued Date | 2017/04/07 | | Deciphered Date | | 2018/12/31 | | eDP/CCD/TS | | | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IS NOT TO BE TRANSFERRED OR REPRODUCED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | | Size | Document Number | Rev | | | |
| | | | | | | | LA-721P | | | | | 1.0/0.0 |
| | | | | | | | Date: | Thursday, January 11, 2018 | | Sheet | 29 | of |




3/3: follow Cypress suggest



To configure CCG5 I2C address




OS debug & CCG5 debug




| R _{ILIM} (kΩ) | I _{LIM} (A) | | |
|------------------------|----------------------|------|------|
| | Min | Typ | Max |
| 200 | 0.50 | 0.55 | 0.65 |
| 100 | 0.90 | 1.05 | 1.20 |
| 66.7 | 1.35 | 1.50 | 1.65 |
| 50 | 1.80 | 2.00 | 2.20 |
| 40 | 2.25 | 2.50 | 2.75 |
| 33.3 | 2.76 | 3.00 | 3.24 |
| 28.6 | 3.22 | 3.50 | 3.78 |


Type-C Port1 USB Power Share



Type-C Port2 USB Power Share




VOVPRTH = 0.1 × RVLIM + 0.5
RVLIM is 51kΩ ~ 56kΩ
(Currently designed: 0.1 × 0.1 + 0.5 = 5.99V)




| # | Platform | Voltage on MOD_ID1 | Voltage on MOD_ID2 |
|---|--|--------------------|--------------------|
| 1 | Dual Port - Intel - DDM support - LaFerrari | L7 (TBT) | L7 |
| 2 | Dual Port - Intel - DDM support - LaFerrari - Non-Thunderbolt port | L6 (Non-TBT) | L7 |


| Voltage level | Voltage value |
|---------------|---------------|
| L1 | 3.3V/8 |
| L2 | 2 * 3.3V/8 |
| L3 | 3 * 3.3V/8 |
| L4 | 4 * 3.3V/8 |
| L5 | 5 * 3.3V/8 |
| L6 | 6 * 3.3V/8 |
| L7 | 7 * 3.3V/8 |



Type C port1 (TBT-A)



Type C port2 (TBT-B)




| Security Classification | | | Compal Secret Data | | Title | |
|---|------------|-----------------|--------------------|--------|---------------------------|----------------|
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | | Compal Electronics, Inc. | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev |
| | | | | Custom | LA-F211P | 1.00(00) |
| | | | | Date: | Monday, February 26, 2018 | Sheet 33 of 71 |

Vinafix.com



PCIe SSD

SATA SSD




| Security Classification | | Compal Secret Data | | Title | |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Compal Electronics, Inc. | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | Custom | LA-F211P |
| | | | | Date: | Thursday, January 11, 2018 |
| | | | | Sheet | 34 of 71 |

```
Pin11, Pin12 trace fixed width is 40 mils.
Pin27 trace fixed width is 30mils.
Pin10, pin14, pin18 trace fixed width is 20 mils.
Pin 9 trace fixed width is 12 mils.
Trace routing length < 200mils.
Via size: Pad=>28 mils, Finished hole=>16 mils.
```



| | | | | | |
|--|------------|--------------------|------------|----------------------------|-----------------|
| Security Classification | | Compal Secret Data | | Title | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Card Reader RTS5242 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET SHALL NOT BE TRANSMITTED OR DISCLOSED OUTSIDE OF THE COMPANY OR TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | LA-F211P | Rev 1.00(00) |
| Date: | | | | Thursday, January 11, 2018 | Sheet 35 of 71 |



For KW

| | | | | | |
|---|-------|---|---|---------|--------------|
| CC05 SMBCLK | RE105 | 1 | 2 | 2.2K | 0201 5% |
| CC05 SMBDAT | RE107 | 1 | 2 | 2.2K | 0201 5% |
| CC05 I2C_INT1# | RE108 | 1 | 2 | 100K | 0201 5% |
| CC05 I2C_INT2# | RE109 | 1 | 2 | 100K | 0201 5% |
| DPHUB SMBDAT | RE227 | 1 | 2 | 2.2K | 0201 5% |
| DPHUB SMBCLK | RE228 | 1 | 2 | 2.2K | 0201 5% |
| PBAT_CHARGER_SMBDAT | RE111 | 1 | 2 | 2.2K | 0201 5% |
| PBAT_CHARGER_SMBCLK | RE112 | 1 | 2 | 2.2K | 0201 5% |
| GPU_SMDAT | RE276 | 1 | 2 | 2.2K | 0201 5% |
| GPU_SMCLK | RE277 | 1 | 2 | 2.2K | 0201 5% |
| CAM_CBL_DET# | RE285 | 1 | 2 | 10K | 0201 5% |
| AC_PRESENT_GPU | RE300 | 1 | 2 | 10K | 0201 5% |
| SSD_SCP# | RE286 | 1 | 2 | 10K | 0201 5% |
| DGPU_PWRK_EC | RE437 | 1 | 2 | 10K | 0201 5% |
| 012 for support TBT RTD3. | | | | | |
| WLAN_WIGIG60GHZ_DIS# | RE119 | 1 | 2 | 100K | 0201 5% |
| THERMTRIP# | RE124 | 1 | 2 | 10K | 0201 5% |
| PCIE_WAKE#_R | RE127 | 1 | 2 | 10K | 0201 5% |
| BC_DAT_ECE1117 | RE130 | 1 | 2 | 100K | 0201 5% |
| BT_RADIO_DIS# | RE133 | 1 | 2 | 100K | 0201 5% |
| +RTCVCC_R | | | | | |
| BATBTN# | RE137 | 1 | 2 | 100K | 0201 5% |
| VCI_IN2# | RE142 | 1 | 2 | 100K | 0201 5% |
| VCI_IN3# | RE244 | 1 | 2 | 100K | 0201 5% |
| +3.3V_EC5C105 | | | | | |
| FPR_DET# | RE265 | 1 | 2 | 10K | 0201 5% |
| FPR_SCAN# | RE278 | 1 | 2 | 10K | 0201 5% |
| FPR_SCAN# | RE279 | 1 | 2 | 100K | 0201 5% |
| SSD_SCP# | RE48 | 1 | 2 | 100K | 0201 1% |
| IRCAM_EN | RE431 | 1 | 2 | 100K | 0201 1% |
| DGPU_PWRK_EC | RE438 | 1 | 2 | 100K | 0201 5% |
| xio_11 | | | | | |
| RE2721 | 1 | 2 | 0 | 0201 5% | LAN_WAKE# 18 |
| I_BATT_R CE60 1 2 2200P 0402 50V7K | | | | | |
| I_SYS_R CE61 1 2 2200P 0402 50V7K | | | | | |
| PCH_RSMRST# RE155 1 2 10K 0201 5% | | | | | |
| SYS_PWRK RE157 1 2 100K 0201 5% | | | | | |
| I_SYS_R RE159 1 2 10K 0201 5% | | | | | |
| LCD_TST RE160 1 2 100K 0201 5% | | | | | |
| EN_INVPWR RE161 1 2 10K 0201 5% | | | | | |
| TBT_RESET_N_EC_R RE162 1 2 100K 0201 5% | | | | | |



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


| | | | |
|------|---------------------------|-------|----------|
| File | EC MEC5105 | Rev | 1.00 |
| Size | Document | | |
| Date | Monday, February 26, 2018 | Sheet | 38 of 71 |

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

+VDDCI Discharge




For EC check PLTRST# to enable TBT_RESET_N_EC.
If remove TBT can't to normal work.






JESPI

| ESPI | ESPI | ESPI |
|------|--------|--------|
| 1 | ESPI1 | ESPI1 |
| 2 | ESPI2 | ESPI2 |
| 3 | ESPI3 | ESPI3 |
| 4 | ESPI4 | ESPI4 |
| 5 | ESPI5 | ESPI5 |
| 6 | ESPI6 | ESPI6 |
| 7 | ESPI7 | ESPI7 |
| 8 | ESPI8 | ESPI8 |
| 9 | ESPI9 | ESPI9 |
| 10 | ESPI10 | ESPI10 |






JDEG1




Setting for Thermal Design

Thermal diode mapping





| 5105 Channel | Location |
|--------------|---------------|
| DP1/DN1 | OTP (QE12) |
| DN1a/DP1a | VR (QE20) |
| DP2/DN2 | DDR (QE14) |
| DN2a/DP2a | AR (QE21) |
| DP3/DN3 | SSD (QE22) |
| DN3a/DP3a | GPU VR (QE28) |
| DP4/DN4 | WLAN (QE19) |
| DN4a/DP4a | EC (QE23) |




| RE194 | CE75 | REV |
|-------|-------|-----|
| 240K | 4700p | X00 |
| 130K | 4700p | X01 |
| 62K | 4700p | X02 |
| 33K | 4700p | |
| 8.2K | 4700p | |
| 4.3K | 4700p | A00 |
| 2K | 4700p | |
| 1K | 4700p | |



| RE196 | CE78 | REV |
|-------|-------|--------------|
| 240K | 4700p | DIS@ : 15.17 |
| 130K | 4700p | UMA@ : 15 |
| 62K | 4700p | |
| 33K | 4700p | |
| 8.2K | 4700p | |
| 4.3K | 4700p | |
| 2K | 4700p | |
| 1K | 4700p | |




Sensor Hub



Vinafix.com

DVT1 move to KB-B, reserve MB

2nd Accelerometer



| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|----------------------------------|----------------|
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Rev |
| | | | | Document Number | 1.00/000 |
| | | | | LA-F211P | |
| | | | | Date: Thursday, January 11, 2018 | Sheet 39 of 71 |

Nuvoton TPM


power rail opt i on TP Mpower rail must sa ne as +3_V3R (SR ROM)

SA0000AQ220 : X9 / NPCT750JAYX MP


NPCT750@ for X9

| | | | | | | | | | | | |
|--|--------------------|-----------------|------------|--------|--|----------------------------|---------------------------------|----------|--|----------|--|
| Security Classification | Compal Secret Data | | | Title | | | Compal Electronics, Inc. | | | | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Size | | Document Number | Rev | | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OR DISCLOSED TO ANY OTHER MEMBER OF THE COMPANET DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Custom | | LA-F211P | | 1.0(A00) | | | |
| | | | | Date: | | Thursday, January 11, 2018 | | Sheet | | 40 of 71 | |



BATT LED Power Button




Battery Gauge LED



Finger Print circuit




Power Button and LED for DEBUG only (MP remove)






+5VD - Trace width : 20mil



+1.8VALW Discharge






WIN debug



NB LID SW


**Tablet LID SW**

Keyboard Controller board + DMIC + TP + ACC2




RTC Battery non- Charge Function










Default: OD EC drives GPIOs to LOW to turn off power to VCCRTC.




```
X00: add X9&X8 RTC diccgarge schematic
```






Screw Hole






+CHG_VIN_20V : 13 PIN
+5VD: 14PIN -> change to 18 PIN
B+ : 3 PIN
+3VS : 2 PIN
+3VALW : 3 PIN -> change to 8 PIN
+1.05V_VMM_ALW : 3 PIN -> move to IO/B
+3V_LDO : 1 PIN
+RTCVCC : 1 PIN




| | | | | |
|---|--------------------|-----------------|--------------------------|----------------------------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size |
| | | | | Document Number |
| | | | | LA-F211P |
| | | | | Date: Thursday, January 11, 2018 |
| | | | | Sheet 43 of 71 |


+3VALW to +3VS




+5VD to +5VS




Touch Screen Load Switch




+3VALW to +3V_PCH




eDP Load Switch




SSD Load Switch




+VCCST Load Switch




SUS_ON logic




***RUN_ON** logic*




H_VCCST_PWRGD logic




dGPU reset



+VCCSTG Load Switch




















































































+VCCPLL_OC Load Switch






| | | | | | | |
|---|--------------------|-----------------|------------|---------------|---------------------------------|-------------------|
| Security Classification | Compul Secret Data | | Title | | <i>Compul Electronics, Inc.</i> | |
| Issued Date | 2017/04/07 | Deciphered Date | 2018/12/31 | Size | Docuunt Number | Rev |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET AND ALL INFORMATION THEREON SHALL BE THE PROPERTY OF COMPUL ELECTRONICS, INC. AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. THIS SHEET IS THE PROPERTY OF COMPUL ELECTRONICS, INC. AND SHALL BE RETURNED TO COMPUL ELECTRONICS, INC. UPON REQUEST. THIS SHEET IS THE PROPERTY OF COMPUL ELECTRONICS, INC. AND SHALL BE RETURNED TO COMPUL ELECTRONICS, INC. UPON REQUEST. | | | | DC/DC/S01X/CS | | 1.0(40) |
| | | | | LA-F211P | | |
| | | | | Date: | Thursday, January 11, 2018 | Sheet 45 of 61 71 |

Project Code :
File Name :




| DRAM Option | DRAM Config Option | DRAM SDP / DDP Option | R_COMP | X76 |
|--------------------------------|--|--|---|----------------------------------|
| SDP MICRON 8G/2400 |      |     |  | R1:X7674531L07 R3:X7674531L19 |
| SDP MICRON 8G/2666 |      |     |  | R1:X7674531L16 R3:X7674531L18 |
| SDP HYNIX 8G/2400 |      |     |  | R1:X7674531L09 R3:X7674531L21 |
| SDP SAMSUNG 8G/2400 |      |     |  | R1:X7674531L08 R3:X7674531L20 |
| DDP MICRON 16G/2400 |      |     |  | R1:X7674531L10 R3:X7674531L23 |
| DDP MICRON 16G/2666 |      |     |  | R1:X7674531L17 R3:X7674531L22 |
| DDP HYNIX 16G/2400 |      |     |  | R1:X7674531L15 R3:X7674531L25 |
| DDP SAMSUNG 16G/2400 |      |     |  | R1:X7674531L11 R3:X7674531L24 |






| | | | | |
|---|--------------------|-----------------|----------------------------|---------------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2016/07/01 | Deciphered Date | 2016/07/01 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Power Block diagram |
| Size | Document Number | Date | Thursday, January 11, 2018 | Rev 1.0/400 |
| | | Sheet | 48 of 71 | |

CCG5 VBUS Power path(TBT)




LPS Function




VBUS_C_CTRL_Px# for LPS request


CCG5 5V Power path





AC Disconnect Logic



Battery connector





3V LDO





Compal Electronics, Inc.

| | | | |
|-------------------|----------------------------|-------|-----------------|
| Title | | | |
| PWR +3V LDO | | | |
| Size B | Document Number | | Rev 1.0(400) |
| LA-F211P/LA-F212P | | | |
| Date: | Thursday, January 11, 2018 | Sheet | 50 of 71 |






| | | | | | | |
|---|------------|--------------------|------------|----------------------------------|-----------------|-----|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | |
| Issued Date | 2016/07/01 | Deciphered Date | 2016/07/01 | Title | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR +1VALWP | | |
| | | | | Size | Document Number | Rev |
| | | | | LA-F212P/LA-F212P | | |
| | | | | Date: Thursday, January 11, 2018 | | |
| | | | | Sheet 53 of 71 | | |



+1.05_VMM_ALW +/-3%
TDC 0.585A
Peak 0.95A
OCP 3A
Fsw=1MHz




| | | | | | | | |
|---|------------|--------------------|------------|---------------------------------|----------------------------|-------|----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | | |
| Issued Date | 2016/07/01 | Deciphered Date | 2016/07/01 | Title PWR +1.05V_VMM | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev | |
| | | | | LA-F211P/LA-F212P | | | 1.0(400) |
| | | | | Date: | Thursday, January 11, 2018 | Sheet | 55 of 71 |



| | | | | | | | |
|---|------------|--------------------|------------|--------------------------|----------------------------|-------|----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | | |
| Issued Date | 2016/07/01 | Deciphered Date | 2016/07/01 | Title | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR +VCCIO(0.95V) | | | |
| | | | | Size | Document Number | Rev | |
| | | | | LA-F211P/LA-F212P | | | 1.0(400) |
| | | | | Date: | Thursday, January 11, 2018 | Sheet | 56 of 71 |


VCC_CORE controller(36.1), Drivers (36.2), Support component(36.3)



| | | | | |
|---|--------------------|-----------------|--------------------------|----------------------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2014/10/17 | Deciphered Date | 2014/12/05 | Title |
| THIS SHEET OF DRAWINGS FORMS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED OR DISCLOSED TO ANY OTHER PERSON OR ENTITY OUTSIDE OF THE COMPANY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | Size | Document Number |
| | | | LA-F211/PLA-LA512P | |
| | | | Date | Thursday, January 22, 2015 |
| | | | Sheet | 52 of 71 |

VCC_CORE Dr. MOS (36.2), Support component(36.3)


VCC_core (Base on PAG rev 0.5)
Peak Current 68A
PL2 TDC :50A
DC Load line -1.8mV/A
AC Load line -1.8mV/A
OCP Current ??A
Fsw=800KHz



| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date | 2011/06/02 | Deciphered Date | 2013/10/28 | Title | PWR +VCCORE |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | Date | Thursday, January 11, 2018 |
| | | | | Sheet | 68 of 71 |

VCC_GT/SA Dr. MOS (36.2), Support component(36.3)

```
VCCGT (Base on PAG rev 0.5)
PL2 TDC_max :25A
Max Current 55A
DC Load line -2.7mV/A
AC Load line -2.7mV/A
OCP Current ??A
Fsw=800KHz
```



```
VCCSA (Base on PAG rev 0.5)
PL2 TDC_max :10A
Max Current 11.1A
DC Load line -10mV/A
AC Load line -10mV/A
OCP Current ??A
Fsw=800KHz
```

| | | | | | | |
|---|----------------------------|--------------------|------------|--------------------------|-----------------|-------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | |
| Issued Date | 2011/06/02 | Deciphered Date | 2013/10/28 | Title | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR_VCCGT/+VCCSA | | |
| | | | | Size | Document Number | Rev |
| | | | | LA-F211P/LA-F212P | | |
| Date: | Thursday, January 11, 2018 | Sheet | 59 | of | 71 | 1.0/0 |

VCC_CORE

560uF 4.5mOhm*1
 220uF 6 mOhm *2
 22uF X6S_0603 ZRB *(5)
 22uF X5R_0603 ZRB *(5@)
 22uF X5R_0603 *(7+3@)
 10uF X6S_0402 *(8+7@)
 1uF X6S_0201 *20
 0.1uF 0402 *2
 100pF 0402 *2

VCCGT

330uF 9mohm *2
 220uF *1
 22uF X5R_0603 *(5+13@)
 10uF X6S_0402 *12
 1uF X6S_0201 *14
 0.1uF 0402 *2
 100pF 0402 *2




VCCSA


47uF X6S_0603*(4+2@)
 22uF X6S_0603*8

+VCC_CORE

+VCCGT

+VCCSA






Note:
When design Vin=5V, please stuff snubber
to prevent Vin damage

GPU other power_Regulatorr(43.7), Support component(43.8)

| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date | 2016/07/01 | Deciphered Date | 2016/07/01 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR +1.8VALWP | |
| | | | | Size | Document Number |
| | | | | LA-F211P/LA-F212P | |
| | | | | Date: | Thursday, January 11, 2018 |
| | | | | Sheet | 61 of 71 |
| | | | | Rev | 1.0/400 |



EN :H>0.8V ; L<0.4V

EN pin don't floating
If have pull down resistor at HW side,
please delete PR604.


The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high.

$$V_{out} = 0.6V * (1 + R_1/R_2) = 0.6 * (1 + (34/100)) = 0.804$$
 $FB=0.6V$


+VDD08 +/-6%
TDC 4A
Peak 6A
OCP 7.5A
Fsw=500kHz

@PJP1702
JUMP 43Y118


 +VDD08P




| | | |
|---------|----------------------------|----------------|
| Title | | |
| <Title> | | |
| Size | Document Number | Rev |
| B | <Doc> | 1.0(A00) |
| Date: | Thursday, January 11, 2018 | Sheet 63 of 71 |

[illegible]

| | | | | | |
|---|------------|--------------------|------------|--|---------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. PWR +VDDC NCP81022 | |
| Issued Date | 2016/01/06 | Deciphered Date | 2017/01/06 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COOPERENT DIVISION OF R&D DESIGNATED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. ANY INFORMATION MAY BE USED OR DISCLOSED TO A THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Docu. No. |
| | | | | LA-F211P/LA-F212P (Tuesday, 22/01/2016) | Rev 1.0(9/00) |
| | | | | Date: 22/01/2016 By: [Signature] | 84 of 71 |




| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Issued Date | 2016/01/06 | Deciphered Date | 2017/01/06 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | LA-F211P/LA-F212P | |
| | | | | Date | Thursday, January 11, 2018 |
| | | | | Sheet | 66 of 71 |



| | | | | | |
|---|----------------------------|--------------------|------------|--------------------------|--|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2016/01/06 | Deciphered Date | 2017/01/06 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR +VDD12 | |
| Size | Document Number | Rev | | LA-F211P/LA-F212P | |
| Date: | Thursday, January 11, 2018 | Sheet | 67 of 71 | 1.0(400) | |


VGA_CORE
330uF Poly *4
220uF Poly *4
47uF 0603 *50
10uF 0402 *39
1uF 0201 *64

+VGA_CORE



VDD12
330uF Poly *3
220uF Poly *2
47uF 0603 *5 (+48)
10uF 0402 *12
1uF 0201 *1

+VDD12




| | | | | | |
|--|------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2016/01/06 | Deciphered Date | 2017/01/06 | Rev | 1.0/000 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MUST NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPAL ELECTRONICS, INC. AND DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THIS SHEET THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR VGA DECOUPLING | |
| | | | | LA-F21U/PLA-F212P | |
| | | | | Rev | |

2.5V_MEM controller(35.13), Support component(35.14)

Vinafix.com

+2.5V_MEM
TDC 2A
Peak 2A
OCP 3.5A



| | | | | | |
|---|------------|--------------------|------------|--------------------------|----------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2015/09/18 | Deciphered Date | 2016/09/18 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PWR +2.5V_MEM_DDR4 | |
| | | | | Size | Document Number |
| | | | | LA-F211P/LA-F212P | |
| | | | | Date | Thursday, January 11, 2018 |
| | | | | Sheet | 69 of 71 |

Rev 1.0(A00)